Abstract-The Evolvable Hardware research area has achieved very important progresses in the last two decades. However, it is still quite far from being as revolutionary as depicted in the earlier visionary papers. To have a positive impact on the Embedded Design Automation field, Evolvable Hardware systems should start to deal with more complex problems instances efficiently. This paper describes some interesting results achieved so far in the Evolvable Hardware area and gives some hints on what should be done for increasing the efficiency of Evolvable Hardware systems.
I. INTRODUCTION
The era of digital electronics has witnessed many design techniques and approaches aimed at keeping the pace with the increasing number of transistors on a silicon chip [1] . For decades, this trend in silicon technology has been closely following Moore's law. In spite of facilities like powerful Electronic Design Automation (EDA) tools, high-level abstraction design techniques and advancement in IP-core libraries, the design-productivity gap is increasing. The complexity of electronic systems is also increasing and so do the faults and errors seen in these systems. This has posed a challenging situation in front of researchers demanding a next breakthrough in design techniques.
Looking elsewhere, however, Nature has been able to create (biological) systems whose complexity is far higher than the one characterizing the (artificial) ones created by the humankind; such systems are the result of a continuous ongoing evolutionary process started millions of years ago. One could wonder if it is possible to make use of a similar process for creating circuits and, at the same time, for complying with the requirements of the modern design processes, e.g. time to market. On the basis of such hypothesis, several researchers started to work on what has been later called Evolvable Hardware (EHW) [2] - [5] .
The past two decades represent a period of intense creativity in the EHW field. Turning away from traditional design techniques, which follow the various phases of design and testing [6] , in Evolvable Hardware circuits are evolved until a suitable solution is found [5] . EHW can be considered as a scheme for designing hardware components that can change their behavior dynamically and autonomously to adapt to the surrounding environment. This is accomplished thanks to evolutionary strategies aimed at improving the components behavior with respect to a given specification. These evolutionary strategies are stochastic search methods that try to mimic the process of natural biological evolution and are implemented as Evolutionary Algorithms (EAs) [7] . This approach permits the exploration of a very large design search space, which can ideally enable EHW to find solutions that are more optimal than those found using traditional design methods.
The goal of this paper is to provide an overview of the Evolvable Hardware research field and of its ongoing research trends. Even if it is possible to distinguish between analog EHW systems, mixed analog-digital EHW systems and digital EHW systems, this paper focuses on just digital EHW systems and, in particular, on those relying on commercial FPGAs.
The rest of the paper is structured as follows: Section II provides some definitions of EHW terminology and a general description of the EHW approach. Section III outlines the most important EHW historical phases and turning points. Section IV presents the most recent works proposing or making use of FPGA-based EHW systems. Finally, Section V gives some hints on how research in the EHW fields could evolve in the near future.
II. EHW AT A GLANCE
A simple, yet meaningful, representation of how an evolvable hardware system works is shown in Figure 1 , which highlights the fundamental steps of such a system. First, the initial circuits population is randomly generated and each circuit is evaluated using a fitness function. In the scenario where the computed value is greater than a predefined target value, representing a satisfaction threshold, a solution for the problem has been found. This does not mean that the evolution is necessarily finished, as explained below. Otherwise a new generation of circuits is derived from the individuals of the last generation by applying a set of genetic operators (e.g. elitism, cross-over, mutation, . . . ), and the cycle is repeated.
The afore described flow is at the basis of all the Evolvable Hardware systems presented in Section III. These systems are however characterized by different objectives and different implementations. For these reasons, before getting into the description of the theoretical concepts EHW is based on, it The first and the most important classification is related on how candidate solutions are evaluated; there are two main techniques [8] :
• Extrinsic evolution: circuits are evolved using a simulation environment. This means that the EA relies on simulated evaluations: once a suitable solution is found, such solution is implemented within the device. • Intrinsic evolution: the candidate solution is directly mapped and evaluated on the target device, i.e. the EA relies on actual evaluations. Obviously, the latter method is more accurate, providing better performance and allows to create self-evolvable hardware systems. On the other hand, the main drawback of the intrinsic approach is the high amount of time lost during the reconfiguration process [9] .
Focusing the attention on intrinsic evolution, it is possible to distinguish two sub-categories [8] :
• Complete intrinsic evolution: in this case the evolving systems is improved by implementing the EA as a hardware module (there is no more need for an external environment, not even to load the bitstream on the FPGA).
• Open-ended intrinsic evolution: in this last case new solutions are evolved endlessly, while having the best solution found so far up and running.
Another way to classify the approaches to EHW is based on the level at which evolution is performed. More formally, the devices for EHW experiments are made of several elementary blocks, connected through a communication interface. The complexity level of these building blocks is called granularity and can be divided in [10] :
• Gate-level: the building blocks correspond to simple logic gates (AND, OR, . . . ).
• Function-level: this case represents a further abstraction with reference to the previous one, since the building blocks can implement functions characterized by a high complexity. Sections III and IV present some relevant works in the EHW field which realize in different ways the general approach described above.
III. A DEVICE-DRIVEN HISTORY
Evolvable hardware was born in 1993. It has been conceived by Higuchi et al. [2] and de Garis [3] . Both these theoretical works envision that the circuit design process should rely on principles and mechanisms similar to those that characterize natural evolution. As in Nature, where the genotypic information stored in the Genome determines part of the phenotypic traits of living beings, circuits could be synthesized according to finite strings of symbols determining their behavior. Both Higuchi et al. and de Garis conclude that the proposed technique is perfectly suited for the creation of digital circuits, to be evolved using digital programmable hardware devices and varying their configurations.
One of the first FPGA-based EHW practical experiments was conducted by Thompson in 1996 [11] . He used a Xilinx XC6216 FPGA to evolve a frequency discriminator able to distinguish between 1 kHz and 10 kHz square waves. Circuits were evolved targeting a subset of the FPGA area (a square made of 10x10 CLBs) and using a canonic genetic algorithm executed on an external workstation. The workstation deploys the circuit configuration bitstream 1 on the FPGA and evaluate each individual providing inputs and monitoring the corresponding outputs (intrinsic evolution). After a three-week experiment, Thompson was able to get a working circuit. Further experiments demonstrated that such a solution can be simplified (i.e. some of the CLBs within the targeted area were not used), it is device-dependent (i.e. the circuit behavior changes when the circuit is deployed to a different device) and it is susceptible to external conditions (i.e. if the temperature changes, the circuit behavior changes). However this work can be considered a very important milestone because it demonstrates the effectiveness of the EHW approach.
To cope with the dependencies introduced by the device used and the external conditions, Thompson developed a new evolutionary circuit design system, the so-called evolvatron [12] . Using this system, still based on Xilinx XC6216 FPGAs, Thompson was able to evolve circuits whose behavior is not dependent on the device used, the temperature and the power supply. Such results were confirmed and strengthened by Thompson and Layzell in a 2000 paper [13] . Other very interesting practical experiments, still relying on Xilinx XC6200 family FPGAs, were conducted by Keymeulen et al. [14] and by Huelsbergen et al. [15] .
The fact that most of the early practical EHW works were based on the Xilinx XC6200 device family is motivated by the following devices features [9] :
• Static RAM configuration storage. The device configuration is stored in a quickly available static RAM, that can be read and write using a standard interface; • Dynamic Partial reconfiguration. Selected portions of the device can be reconfigured without affecting the remaining device portions, which can continue to work during the reconfiguration process; • Fast reconfiguration. The parallel configuration static RAM interface allows to achieve very high reconfiguration rates; • Targeted reconfiguration. The configuration bitstream format is known, it is possible to change the bitstreams according to well-defined needs; • Safe reconfiguration. Random configuration bitstreams always yield to valid circuits; the chip can not be damaged by invalid configurations. Unfortunately, the XC6200 device family was discontinued by Xilinx in May 1998. The main reason was that the open bitstream format was allowing the reverse engineering of proprietary hardware IP-cores; moreover, the unidirectional routing mechanism was limiting the circuit design process. After some months Xilinx introduced the Virtex device family, featuring characteristics very similar to those described above, but for the targeted and safe reconfiguration features.
The Xilinx XC6200 family discontinuation and the Xilinx Virtex family introduction was a major turning point for FPGA-based EHW. Researchers started to propose new methodologies and approaches to overcome the limits imposed by the Xilinx Virtex family [4] , [9] , [16] , [17] . Most of the subsequently proposed FPGA-based approaches can be classified into two categories: Virtual Reconfigurable Circuits (VRCs) and direct bitstream manipulation systems.
VRC-based solutions [18] , [19] consist in having one or more programmable structures, defined using a Hardware Description Language (HDL), deployed to the target FPGA. The behavior of these virtual circuits is determined by a configuration memory, whose content is evolved according to the fitness of the corresponding virtual circuit.
Direct bitstream manipulation techniques focus on the evolution of low-level configuration bitstreams that determine the behavior of either the entire target FPGA or of a subsection of it. A correct bitstream manipulation can be achieved either using well-defined APIs [9] , [20] or by reverse engineering parts of the configuration bitstream and then directly manipulating them [21] , [22] .
From the year 2000 on, many works describing new EHW systems, techniques, and applications have been published.
Most of these works can still be classified according to the criteria just described, and consist in proposing improvements to existing systems and showing how real-world applications can benefit from EHW (see Table I ). The main problem addressed by most of these publications is indeed the overall scalability. Section IV describes some of the most recently proposed works. Further details about FPGA-based Evolvable Hardware history and approaches can be found in [5] , [8] .
IV. A STEP TOWARDS EHW FOR REAL-WORLD PROBLEMS
EHW is a research topic in constant growth. The initial drive was to study the topic theoretically and prove the concept by evolving simple circuits using evolutionary algorithms. As a consequence to this, researchers have proved that EHW techniques are capable of designing simple electronic circuits in an optimal way.
In recent years, researchers have worked to make EHW systems able to deal with real world applications. Good work is being carried out around every aspect of EHW: evolutionary algorithm used, fitness calculation and the overall hardware implementation. In this Section are described some recent scientific works having as goal the enhancement of the EHW systems effectiveness and efficiency. Researchers have tried different approaches like employing different evolutionary algorithms, using different techniques to solve the issues of scalability, using different devices and platforms, proposing various models for the overall FPGA implementation, designing complex circuits/applications using EHW.
Since the beginning FPGAs have been prime candidate for EHW systems implementation. With advent of time, FPGAs also have changed with respect to the resources, ability and access to the information. With more resources and features like dynamic partial reconfiguration (DPR) it has become possible to use the device to carry out different types of evolution. Lambert et al. proposed three different FPGAbased approaches for implementing intrinsic EHW systems in [36] , namely Run-Time Configuration system, JBits-based Run-Time Configuration systemand Multi-board functionallevel Run-Time Configuration system. Based on theoretical studies, authors conclude that use of multi-board or multichip system will allow to overcome at the certain level the scalability problems and reduce the time required to re-design the system every time the new FPGA platform has been chosen or new chip has been considered.
One of the major challenges in using EHW to solve realworld problems is scalability, which limits the size of the circuit that may be evolved through it [5] . Decomposition (divide and conquer) is the solution perceived by researchers for the same. Stomeo et al. presented Generalized Disjunction Decomposition (GDD) method in [31] . GDD is based on the fact that, the number of generations required to evolve a circuit depends upon the number of inputs. GDD proposes decomposition of the inputs in smaller subset. Using the technique, authors have evolved multipliers, n-bit parity function, randomly generated logic circuits and MCNC benchmark circuits. [34] have proposed a multi Virtual Reconfigurable Circuits (multi-VRC) core for addressing the scalability issue. The basic idea behind the proposed scheme is to divide a combinational logic circuit into several sub-circuits, and each sub-circuit is evolved independently as a sub-component by its corresponding VRC core. Parallel EA is used to evolve two sub-circuits at a time.
Authors implemented this approach on Xilinx XCV2000E FPGA. Evolution is carried out for a 3-bit adder and a 3-bit multiplier. Results obtained are compared with methods like direct evolution and incremental evolution. Reported results indicate that the multi-VRC technique reduces number of generations required and so the time for evolving circuits.
Moving ahead from simple applications like adders, multipliers and parity generators, new interesting applications have also been developed using EHW. In Glette et al. [37] an intermediate-level FPGA partial reconfiguration approach is used for implementing a pattern recognition architecture. Authors propose SRL (Shift Register LUT) technique to achieve an intermediate level of reconfiguration. With the help of face and SONAR classification applications implemented on Xilinx Virtex-II, a comparison of the proposed technique with the conventional VRC technique is done. Results indicates significant reduction in the resource requirements by the SRL method. Vasicek et al. [38] have used EHW to design an impulse burst noise filter employing an extended Cartesian Genetic Programming (CGP) algorithm. The evolution is carried out on a cluster consisting of 100 PCs (Pentium IV, 2.4GHz, 1GB RAM) using the Sun Grid Engine (SGE). The filters chromosome were converted to a VHDL description and synthesized using Precision Synthesis to a Xilinx Virtex II Pro XC2VP50. A filter designed using the proposed evolutionary algorithm and different types of conventionally designed filters are compared. The evolved filter is compact (i.e. it requires less resources when synthesized for the target FPGA) and is characterized by a good filtering quality.
Challenges of implementing working intrinsic evolutionary strategies based on bitstream manipulation include the mapping of the genotype into its corresponding phenotype on the fabric, and the limited control over process automation of altering and downloading safe bitstream onto the device. These issues are more prominent as the critical portions of bitstream representation are proprietary. Recently Oreifej et al. [35] proposed an approach to carry out bitstream manipulation for Xilinx Virtex-II Pro device. They have developed data structures and an Application Programming Interface (API) to perform mapping operations directly on the bitstream to modify Lookup Table ( LUT) configurations and reconfigure the device. A 4-bit adder is evolved using the platform and results shows considerable saving in time with respect to other tools for bitstream manipulation like JBits and the Xilinx tool flow.
Another work dealing with the intrinsic evolution of circuits through bitstream manipulation is the one proposed in [39] , [40] . Thanks to a reverse engineering process authors were able to get some information about the Virtex-4 bitstream format [41] . Such information were used to create an intrinsic EHW system able to evolve circuits characterized by a 8-bit I/O datapath. Besided the classical EHW benchmarks like adders, forwarders and parity generators, the authors were able to evolve a controller for the inverse pendulum problem.
V. BREAKING THROUGH
The Evolvable Hardware scientific field has achieved very important progresses in the last two decades. However, it is still quite far from being as revolutionary as depicted in the earlier visionary papers [2] - [4] . Up to now, two main EHW branches can be identified: evolutionary circuit design and open-ended circuit evolution [8] . Both of them need considerable efforts to achieve their full potential.
For what concerns the evolutionary circuit design, scalability is still an issue from different points of view:
• evolved circuits do not scale well with respect to the complexity of problems instances.
• portability across different devices family is difficult to implement (especially true for EHW systems relying on bitstream manipulation); • evolved solutions are most of the times far from cost optimality (especially true for EHW systems relying on virtual reconfigurable circuits). The impact of scalability on the evolutionary circuit design can be better illustrated by analyzing all those experiments [31] , [32] , [34] , [42] concerning the evolution of a multiplier. Experimental results have demonstrated that it is feasible to obtain both 2x2 bit and 3x3 bit multipliers by adopting either bitstream manipulation or virtual reconfigurable circuit based techniques. However, evolving multipliers characterized by a wider input datapath involves higher computational requirements and in literature is reported just one case [31] in which the evolution of a 6x6 bit multiplier has been accomplished. The number of test cases for evaluating the fitness of a 6x6 bit multiplier is 2 12 and in [31] the authors stated that their EHW system required an average of 48 hours for evolving such circuit. Given the fact that the number of test cases is exponential with respect to the width of the multiplier, evolving 8x8 bit (2 16 test cases) or 16x16 bit (2 32 test cases) multipliers seems to be an overwhelming task for nowadays EHW systems. Moreover, no papers reported successful attempts in porting the evolved multiplier to a different device and in more than one paper [32] , [34] it is possible to infer that the physical resources required by the evolved multipliers are far from being near to those required by traditional multipliers.
To have a positive impact on the EDA field, EHW systems should start to deal with more complex problems instances. To be able to scale to such problems, several improvements should be introduced, like (i) faster circuit fitness evaluation methods, (ii) increased candidate solutions size and complexity, (iii) more effective ad-hoc evolutionary algorithms, (iv) hardware implementation of the evolutionary algorithms adopted, and (v) flexible and easy-to-use frameworks for supervisioning circuits evolution.
EHW systems based on bitstreams manipulation and virtual reconfigurable circuits can both scale to more complex problems. The former kind of systems should solve the problem of scaling to the most recent device families while the latter kind of systems should be able to evolve more cost-effective circuits. However, another possible solution could be the development of hybrid EHW systems summing up the advantages of both methods. Both [37] and [39] are interesting preliminary works in this direction.
Besides of their nature, all the different approaches should improve the performance of the evolutionary process. It should be possible to evaluate a candidate solution over billions of test cases in a reasonable amount of time. Moreover, the evolutionary process should be implemented using hardware modules instead of relying on external workstations or embedded processors. The evolutionary algorithm employed should be tailored for circuits evolution. Generic canonic genetic algorithm should be abandoned. A tight collaboration with the Evolutionary Computation scientific field should be set up and insights such as hierarchical evolution and linkage learning [43] , [44] should be taken into account while evolving hardware circuits.
Recently, some examples of evolved image hardware filters that have a better performance/cost ratio than those created using traditional design flows have been described [38] . To make the evolutionary circuit design flow an appealing alternative to traditional circuit design flows similar results should be obtained in the image processing application field as well as in others like crypthography, non-linear algebra and data mining.
For what concerns the open-ended circuit evolution, it must be said that, even if it better fits the original definition of Evolvable Hardware, it has been explored much less than evolutionary circuit design. In evolutionary circuit design candidate solutions are evolved until a suitable one is found; at that point the process is terminated, the canditate solution is extracted and is employed into successive designs. In openended circuit evolution the process of creating and evaluating new candidate solutions is never terminated. When it finds a suitable circuits, it enters in a standby state and the circuit found starts to work processing the actual inputs and providing its corresponding outputs. When the actual working circuits behavior evaluation falls below a certain threshold (e.g. because it was not tested thoroughly or because the external conditions have changed), the evolutionary process is awakened and a new solution is searched.
Comprehensive open-ended circuit evolution systems need still to be created and evaluated. An interesting preliminary work is the one described in [35] . It would be very interesting to apply such systems in the field of automatic control and fault tolerance.
